project = j1 vendor = xilinx family = spartan3s part = xc3s1000-4ft256 top_module = top vfiles = ../verilog/top.v ../verilog/j1.v ../verilog/ck_div.v ../verilog/uart.v include xilinx.mk