aboutsummaryrefslogtreecommitdiff
path: root/amforth-6.5/avr8/devices/atmega256rfr2/blocks/TIMER_COUNTER_2.frt
blob: 748cd79535aaf54673f77ba1e0fda14306734106 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
\ Generated automatically for atmega256rfr2
\ #require bitnames.frt

\ TIMER_COUNTER_2
$70 constant TIMSK2 \ Timer/Counter Interrupt Mask r
  $f8 constant TIMSK2_Res \ Reserved Bit
  70 $f8 bitmask: TIMSK2.Res \ Reserved Bit
  $4 constant TIMSK2_OCIE2B \ Timer/Counter2 Output Compare 
  70 $4 bitmask: TIMSK2.OCIE2B \ Timer/Counter2 Output Compare 
  $2 constant TIMSK2_OCIE2A \ Timer/Counter2 Output Compare 
  70 $2 bitmask: TIMSK2.OCIE2A \ Timer/Counter2 Output Compare 
  $1 constant TIMSK2_TOIE2 \ Timer/Counter2 Overflow Interr
  70 $1 bitmask: TIMSK2.TOIE2 \ Timer/Counter2 Overflow Interr
$37 constant TIFR2 \ Timer/Counter Interrupt Flag R
  $f8 constant TIFR2_Res \ Reserved Bit
  37 $f8 bitmask: TIFR2.Res \ Reserved Bit
  $4 constant TIFR2_OCF2B \ Output Compare Flag 2 B
  37 $4 bitmask: TIFR2.OCF2B \ Output Compare Flag 2 B
  $2 constant TIFR2_OCF2A \ Output Compare Flag 2 A
  37 $2 bitmask: TIFR2.OCF2A \ Output Compare Flag 2 A
  $1 constant TIFR2_TOV2 \ Timer/Counter2 Overflow Flag
  37 $1 bitmask: TIFR2.TOV2 \ Timer/Counter2 Overflow Flag
$b0 constant TCCR2A \ Timer/Counter2 Control Registe
  $c0 constant TCCR2A_COM2A \ Compare Match Output A Mode
  b0 $c0 bitmask: TCCR2A.COM2A \ Compare Match Output A Mode
  $30 constant TCCR2A_COM2B \ Compare Match Output B Mode
  b0 $30 bitmask: TCCR2A.COM2B \ Compare Match Output B Mode
  $c constant TCCR2A_Res \ Reserved
  b0 $c bitmask: TCCR2A.Res \ Reserved
  $3 constant TCCR2A_WGM2 \ Waveform Generation Mode
  b0 $3 bitmask: TCCR2A.WGM2 \ Waveform Generation Mode
$b1 constant TCCR2B \ Timer/Counter2 Control Registe
  $80 constant TCCR2B_FOC2A \ Force Output Compare A
  b1 $80 bitmask: TCCR2B.FOC2A \ Force Output Compare A
  $40 constant TCCR2B_FOC2B \ Force Output Compare B
  b1 $40 bitmask: TCCR2B.FOC2B \ Force Output Compare B
  $30 constant TCCR2B_Res \ Reserved
  b1 $30 bitmask: TCCR2B.Res \ Reserved
  $8 constant TCCR2B_WGM22 \ Waveform Generation Mode
  b1 $8 bitmask: TCCR2B.WGM22 \ Waveform Generation Mode
  $7 constant TCCR2B_CS2 \ Clock Select
  b1 $7 bitmask: TCCR2B.CS2 \ Clock Select
$b2 constant TCNT2 \ Timer/Counter2
$b4 constant OCR2B \ Timer/Counter2 Output Compare 
$b3 constant OCR2A \ Timer/Counter2 Output Compare 
$b6 constant ASSR \ Asynchronous Status Register
  $80 constant ASSR_EXCLKAMR \ Enable External Clock Input fo
  b6 $80 bitmask: ASSR.EXCLKAMR \ Enable External Clock Input fo
  $40 constant ASSR_EXCLK \ Enable External Clock Input
  b6 $40 bitmask: ASSR.EXCLK \ Enable External Clock Input
  $20 constant ASSR_AS2 \ Timer/Counter2 Asynchronous Mo
  b6 $20 bitmask: ASSR.AS2 \ Timer/Counter2 Asynchronous Mo
  $10 constant ASSR_TCN2UB \ Timer/Counter2 Update Busy
  b6 $10 bitmask: ASSR.TCN2UB \ Timer/Counter2 Update Busy
  $8 constant ASSR_OCR2AUB \ Timer/Counter2 Output Compare 
  b6 $8 bitmask: ASSR.OCR2AUB \ Timer/Counter2 Output Compare 
  $4 constant ASSR_OCR2BUB \ Timer/Counter2 Output Compare 
  b6 $4 bitmask: ASSR.OCR2BUB \ Timer/Counter2 Output Compare 
  $2 constant ASSR_TCR2AUB \ Timer/Counter2 Control Registe
  b6 $2 bitmask: ASSR.TCR2AUB \ Timer/Counter2 Control Registe
  $1 constant ASSR_TCR2BUB \ Timer/Counter2 Control Registe
  b6 $1 bitmask: ASSR.TCR2BUB \ Timer/Counter2 Control Registe
$43 constant GTCCR \ General Timer Counter Control 
  $80 constant GTCCR_TSM \ Timer/Counter Synchronization 
  43 $80 bitmask: GTCCR.TSM \ Timer/Counter Synchronization 
  $2 constant GTCCR_PSRASY \ Prescaler Reset Timer/Counter2
  43 $2 bitmask: GTCCR.PSRASY \ Prescaler Reset Timer/Counter2