aboutsummaryrefslogtreecommitdiff
path: root/amforth-6.5/avr8/devices/atmega64hve/device.inc
blob: 749f94a6ba61f8ef6ec382c2b80458d4316ce7fb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
; Partname:  ATmega64HVE
; Built using part description XML file version 1
; generated automatically, no not edit

; ********
.if WANT_AD_CONVERTER == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; ADC Control Register A
VE_ADCRA:
	.dw $ff05
	.db "ADCRA",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADCRA
XT_ADCRA:
	.dw PFA_DOVARIABLE
PFA_ADCRA:
	.dw $e2
; ( -- addr ) System Constant
; R( -- )
; ADC Control Register B
VE_ADCRB:
	.dw $ff05
	.db "ADCRB",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADCRB
XT_ADCRB:
	.dw PFA_DOVARIABLE
PFA_ADCRB:
	.dw $e3
; ( -- addr ) System Constant
; R( -- )
; ADC Control Register B
VE_ADCRC:
	.dw $ff05
	.db "ADCRC",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADCRC
XT_ADCRC:
	.dw PFA_DOVARIABLE
PFA_ADCRC:
	.dw $e4
; ( -- addr ) System Constant
; R( -- )
; ADC Control Register D
VE_ADCRD:
	.dw $ff05
	.db "ADCRD",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADCRD
XT_ADCRD:
	.dw PFA_DOVARIABLE
PFA_ADCRD:
	.dw $e5
; ( -- addr ) System Constant
; R( -- )
; ADC Control Register E
VE_ADCRE:
	.dw $ff05
	.db "ADCRE",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADCRE
XT_ADCRE:
	.dw PFA_DOVARIABLE
PFA_ADCRE:
	.dw $e6
; ( -- addr ) System Constant
; R( -- )
; ADC Interrupt Flag Register
VE_ADIFR:
	.dw $ff05
	.db "ADIFR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADIFR
XT_ADIFR:
	.dw PFA_DOVARIABLE
PFA_ADIFR:
	.dw $e7
; ( -- addr ) System Constant
; R( -- )
; ADC Interrupt Mask Register
VE_ADIMR:
	.dw $ff05
	.db "ADIMR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADIMR
XT_ADIMR:
	.dw PFA_DOVARIABLE
PFA_ADIMR:
	.dw $e8
; ( -- addr ) System Constant
; R( -- )
; ADC Synchronization Control and Status Register
VE_ADSCSRA:
	.dw $ff07
	.db "ADSCSRA",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADSCSRA
XT_ADSCSRA:
	.dw PFA_DOVARIABLE
PFA_ADSCSRA:
	.dw $e0
; ( -- addr ) System Constant
; R( -- )
; ADC Synchronization Control and Status Register
VE_ADSCSRB:
	.dw $ff07
	.db "ADSCSRB",0
	.dw VE_HEAD
	.set VE_HEAD=VE_ADSCSRB
XT_ADSCSRB:
	.dw PFA_DOVARIABLE
PFA_ADSCSRB:
	.dw $e1
; ( -- addr ) System Constant
; R( -- )
; C-ADC Accumulated Conversion Result
VE_CADAC0:
	.dw $ff06
	.db "CADAC0"
	.dw VE_HEAD
	.set VE_HEAD=VE_CADAC0
XT_CADAC0:
	.dw PFA_DOVARIABLE
PFA_CADAC0:
	.dw $ed
; ( -- addr ) System Constant
; R( -- )
; C-ADC Accumulated Conversion Result
VE_CADAC1:
	.dw $ff06
	.db "CADAC1"
	.dw VE_HEAD
	.set VE_HEAD=VE_CADAC1
XT_CADAC1:
	.dw PFA_DOVARIABLE
PFA_CADAC1:
	.dw $ee
; ( -- addr ) System Constant
; R( -- )
; C-ADC Accumulated Conversion Result
VE_CADAC2:
	.dw $ff06
	.db "CADAC2"
	.dw VE_HEAD
	.set VE_HEAD=VE_CADAC2
XT_CADAC2:
	.dw PFA_DOVARIABLE
PFA_CADAC2:
	.dw $ef
; ( -- addr ) System Constant
; R( -- )
; C-ADC Accumulated Conversion Result
VE_CADAC3:
	.dw $ff06
	.db "CADAC3"
	.dw VE_HEAD
	.set VE_HEAD=VE_CADAC3
XT_CADAC3:
	.dw PFA_DOVARIABLE
PFA_CADAC3:
	.dw $f0
; ( -- addr ) System Constant
; R( -- )
; C-ADC Instantaneous Conversion Result
VE_CADICH:
	.dw $ff06
	.db "CADICH"
	.dw VE_HEAD
	.set VE_HEAD=VE_CADICH
XT_CADICH:
	.dw PFA_DOVARIABLE
PFA_CADICH:
	.dw $ec
; ( -- addr ) System Constant
; R( -- )
; C-ADC Instantaneous Conversion Result
VE_CADICL:
	.dw $ff06
	.db "CADICL"
	.dw VE_HEAD
	.set VE_HEAD=VE_CADICL
XT_CADICL:
	.dw PFA_DOVARIABLE
PFA_CADICL:
	.dw $eb
; ( -- addr ) System Constant
; R( -- )
; CC-ADC Regulator Current Comparator Threshold Level
VE_CADRCLH:
	.dw $ff07
	.db "CADRCLH",0
	.dw VE_HEAD
	.set VE_HEAD=VE_CADRCLH
XT_CADRCLH:
	.dw PFA_DOVARIABLE
PFA_CADRCLH:
	.dw $ea
; ( -- addr ) System Constant
; R( -- )
; CC-ADC Regulator Current Comparator Threshold Level
VE_CADRCLL:
	.dw $ff07
	.db "CADRCLL",0
	.dw VE_HEAD
	.set VE_HEAD=VE_CADRCLL
XT_CADRCLL:
	.dw PFA_DOVARIABLE
PFA_CADRCLL:
	.dw $e9
; ( -- addr ) System Constant
; R( -- )
; V-ADC Accumulated Conversion Result
VE_VADAC0:
	.dw $ff06
	.db "VADAC0"
	.dw VE_HEAD
	.set VE_HEAD=VE_VADAC0
XT_VADAC0:
	.dw PFA_DOVARIABLE
PFA_VADAC0:
	.dw $f3
; ( -- addr ) System Constant
; R( -- )
; V-ADC Accumulated Conversion Result
VE_VADAC1:
	.dw $ff06
	.db "VADAC1"
	.dw VE_HEAD
	.set VE_HEAD=VE_VADAC1
XT_VADAC1:
	.dw PFA_DOVARIABLE
PFA_VADAC1:
	.dw $f4
; ( -- addr ) System Constant
; R( -- )
; V-ADC Accumulated Conversion Result
VE_VADAC2:
	.dw $ff06
	.db "VADAC2"
	.dw VE_HEAD
	.set VE_HEAD=VE_VADAC2
XT_VADAC2:
	.dw PFA_DOVARIABLE
PFA_VADAC2:
	.dw $f5
; ( -- addr ) System Constant
; R( -- )
; V-ADC Accumulated Conversion Result
VE_VADAC3:
	.dw $ff06
	.db "VADAC3"
	.dw VE_HEAD
	.set VE_HEAD=VE_VADAC3
XT_VADAC3:
	.dw PFA_DOVARIABLE
PFA_VADAC3:
	.dw $f6
; ( -- addr ) System Constant
; R( -- )
; V-ADC Instantaneous Conversion Result
VE_VADICH:
	.dw $ff06
	.db "VADICH"
	.dw VE_HEAD
	.set VE_HEAD=VE_VADICH
XT_VADICH:
	.dw PFA_DOVARIABLE
PFA_VADICH:
	.dw $f2
; ( -- addr ) System Constant
; R( -- )
; V-ADC Instantaneous Conversion Result
VE_VADICL:
	.dw $ff06
	.db "VADICL"
	.dw VE_HEAD
	.set VE_HEAD=VE_VADICL
XT_VADICL:
	.dw PFA_DOVARIABLE
PFA_VADICL:
	.dw $f1

.endif

; ********
.if WANT_BANDGAP == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Band Gap Calibration Register A
VE_BGCRA:
	.dw $ff05
	.db "BGCRA",0
	.dw VE_HEAD
	.set VE_HEAD=VE_BGCRA
XT_BGCRA:
	.dw PFA_DOVARIABLE
PFA_BGCRA:
	.dw $d3
; ( -- addr ) System Constant
; R( -- )
; Band Gap Calibration Register B
VE_BGCRB:
	.dw $ff05
	.db "BGCRB",0
	.dw VE_HEAD
	.set VE_HEAD=VE_BGCRB
XT_BGCRB:
	.dw PFA_DOVARIABLE
PFA_BGCRB:
	.dw $d2
; ( -- addr ) System Constant
; R( -- )
; Bandgap Control and Status Register A
VE_BGCSRA:
	.dw $ff06
	.db "BGCSRA"
	.dw VE_HEAD
	.set VE_HEAD=VE_BGCSRA
XT_BGCSRA:
	.dw PFA_DOVARIABLE
PFA_BGCSRA:
	.dw $d1
; ( -- addr ) System Constant
; R( -- )
; Band Gap Lock Register
VE_BGLR:
	.dw $ff04
	.db "BGLR"
	.dw VE_HEAD
	.set VE_HEAD=VE_BGLR
XT_BGLR:
	.dw PFA_DOVARIABLE
PFA_BGLR:
	.dw $d4

.endif

; ********
.if WANT_BOOT_LOAD == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Store Program Memory Control and Status Register
VE_SPMCSR:
	.dw $ff06
	.db "SPMCSR"
	.dw VE_HEAD
	.set VE_HEAD=VE_SPMCSR
XT_SPMCSR:
	.dw PFA_DOVARIABLE
PFA_SPMCSR:
	.dw $57

.endif

; ********
.if WANT_CPU == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Clock Prescale Register
VE_CLKPR:
	.dw $ff05
	.db "CLKPR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_CLKPR
XT_CLKPR:
	.dw PFA_DOVARIABLE
PFA_CLKPR:
	.dw $61
; ( -- addr ) System Constant
; R( -- )
; Digital Input Disable Register
VE_DIDR0:
	.dw $ff05
	.db "DIDR0",0
	.dw VE_HEAD
	.set VE_HEAD=VE_DIDR0
XT_DIDR0:
	.dw PFA_DOVARIABLE
PFA_DIDR0:
	.dw $7E
; ( -- addr ) System Constant
; R( -- )
; General Purpose IO Register 0
VE_GPIOR0:
	.dw $ff06
	.db "GPIOR0"
	.dw VE_HEAD
	.set VE_HEAD=VE_GPIOR0
XT_GPIOR0:
	.dw PFA_DOVARIABLE
PFA_GPIOR0:
	.dw $3E
; ( -- addr ) System Constant
; R( -- )
; General Purpose IO Register 1
VE_GPIOR1:
	.dw $ff06
	.db "GPIOR1"
	.dw VE_HEAD
	.set VE_HEAD=VE_GPIOR1
XT_GPIOR1:
	.dw PFA_DOVARIABLE
PFA_GPIOR1:
	.dw $4A
; ( -- addr ) System Constant
; R( -- )
; General Purpose IO Register 2
VE_GPIOR2:
	.dw $ff06
	.db "GPIOR2"
	.dw VE_HEAD
	.set VE_HEAD=VE_GPIOR2
XT_GPIOR2:
	.dw PFA_DOVARIABLE
PFA_GPIOR2:
	.dw $4B
; ( -- addr ) System Constant
; R( -- )
; MCU Control Register
VE_MCUCR:
	.dw $ff05
	.db "MCUCR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_MCUCR
XT_MCUCR:
	.dw PFA_DOVARIABLE
PFA_MCUCR:
	.dw $55
; ( -- addr ) System Constant
; R( -- )
; MCU Status Register
VE_MCUSR:
	.dw $ff05
	.db "MCUSR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_MCUSR
XT_MCUSR:
	.dw PFA_DOVARIABLE
PFA_MCUSR:
	.dw $54
; ( -- addr ) System Constant
; R( -- )
; PLL Control and Status Register
VE_PLLCSR:
	.dw $ff06
	.db "PLLCSR"
	.dw VE_HEAD
	.set VE_HEAD=VE_PLLCSR
XT_PLLCSR:
	.dw PFA_DOVARIABLE
PFA_PLLCSR:
	.dw $d8
; ( -- addr ) System Constant
; R( -- )
; Power Reduction Register 0
VE_PRR0:
	.dw $ff04
	.db "PRR0"
	.dw VE_HEAD
	.set VE_HEAD=VE_PRR0
XT_PRR0:
	.dw PFA_DOVARIABLE
PFA_PRR0:
	.dw $64
; ( -- addr ) System Constant
; R( -- )
; Sleep Mode Control Register
VE_SMCR:
	.dw $ff04
	.db "SMCR"
	.dw VE_HEAD
	.set VE_HEAD=VE_SMCR
XT_SMCR:
	.dw PFA_DOVARIABLE
PFA_SMCR:
	.dw $53
; ( -- addr ) System Constant
; R( -- )
; Slow Oscillator Calibration Register A
VE_SOSCCALA:
	.dw $ff08
	.db "SOSCCALA"
	.dw VE_HEAD
	.set VE_HEAD=VE_SOSCCALA
XT_SOSCCALA:
	.dw PFA_DOVARIABLE
PFA_SOSCCALA:
	.dw $66
; ( -- addr ) System Constant
; R( -- )
; Oscillator Calibration Register B
VE_SOSCCALB:
	.dw $ff08
	.db "SOSCCALB"
	.dw VE_HEAD
	.set VE_HEAD=VE_SOSCCALB
XT_SOSCCALB:
	.dw PFA_DOVARIABLE
PFA_SOSCCALB:
	.dw $67
; ( -- addr ) System Constant
; R( -- )
; Stack Pointer High
VE_SPH:
	.dw $ff03
	.db "SPH",0
	.dw VE_HEAD
	.set VE_HEAD=VE_SPH
XT_SPH:
	.dw PFA_DOVARIABLE
PFA_SPH:
	.dw $5E
; ( -- addr ) System Constant
; R( -- )
; Stack Pointer Low
VE_SPL:
	.dw $ff03
	.db "SPL",0
	.dw VE_HEAD
	.set VE_HEAD=VE_SPL
XT_SPL:
	.dw PFA_DOVARIABLE
PFA_SPL:
	.dw $5D
; ( -- addr ) System Constant
; R( -- )
; Status Register
VE_SREG:
	.dw $ff04
	.db "SREG"
	.dw VE_HEAD
	.set VE_HEAD=VE_SREG
XT_SREG:
	.dw PFA_DOVARIABLE
PFA_SREG:
	.dw $5F

.endif

; ********
.if WANT_EEPROM == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; EEPROM Read/Write Access
VE_EEARH:
	.dw $ff05
	.db "EEARH",0
	.dw VE_HEAD
	.set VE_HEAD=VE_EEARH
XT_EEARH:
	.dw PFA_DOVARIABLE
PFA_EEARH:
	.dw $42
; ( -- addr ) System Constant
; R( -- )
; EEPROM Read/Write Access
VE_EEARL:
	.dw $ff05
	.db "EEARL",0
	.dw VE_HEAD
	.set VE_HEAD=VE_EEARL
XT_EEARL:
	.dw PFA_DOVARIABLE
PFA_EEARL:
	.dw $41
; ( -- addr ) System Constant
; R( -- )
; EEPROM Control Register
VE_EECR:
	.dw $ff04
	.db "EECR"
	.dw VE_HEAD
	.set VE_HEAD=VE_EECR
XT_EECR:
	.dw PFA_DOVARIABLE
PFA_EECR:
	.dw $3F
; ( -- addr ) System Constant
; R( -- )
; EEPROM Data Register
VE_EEDR:
	.dw $ff04
	.db "EEDR"
	.dw VE_HEAD
	.set VE_HEAD=VE_EEDR
XT_EEDR:
	.dw PFA_DOVARIABLE
PFA_EEDR:
	.dw $40

.endif

; ********
.if WANT_EXTERNAL_INTERRUPT == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; External Interrupt Control Register 
VE_EICRA:
	.dw $ff05
	.db "EICRA",0
	.dw VE_HEAD
	.set VE_HEAD=VE_EICRA
XT_EICRA:
	.dw PFA_DOVARIABLE
PFA_EICRA:
	.dw $69
; ( -- addr ) System Constant
; R( -- )
; External Interrupt Flag Register
VE_EIFR:
	.dw $ff04
	.db "EIFR"
	.dw VE_HEAD
	.set VE_HEAD=VE_EIFR
XT_EIFR:
	.dw PFA_DOVARIABLE
PFA_EIFR:
	.dw $3C
; ( -- addr ) System Constant
; R( -- )
; External Interrupt Mask Register
VE_EIMSK:
	.dw $ff05
	.db "EIMSK",0
	.dw VE_HEAD
	.set VE_HEAD=VE_EIMSK
XT_EIMSK:
	.dw PFA_DOVARIABLE
PFA_EIMSK:
	.dw $3D
; ( -- addr ) System Constant
; R( -- )
; Pin Change Interrupt Control Register
VE_PCICR:
	.dw $ff05
	.db "PCICR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_PCICR
XT_PCICR:
	.dw PFA_DOVARIABLE
PFA_PCICR:
	.dw $68
; ( -- addr ) System Constant
; R( -- )
; Pin Change Interrupt Flag Register
VE_PCIFR:
	.dw $ff05
	.db "PCIFR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_PCIFR
XT_PCIFR:
	.dw PFA_DOVARIABLE
PFA_PCIFR:
	.dw $3B
; ( -- addr ) System Constant
; R( -- )
; Pin Change Enable Mask Register 0
VE_PCMSK0:
	.dw $ff06
	.db "PCMSK0"
	.dw VE_HEAD
	.set VE_HEAD=VE_PCMSK0
XT_PCMSK0:
	.dw PFA_DOVARIABLE
PFA_PCMSK0:
	.dw $6B
; ( -- addr ) System Constant
; R( -- )
; Pin Change Enable Mask Register 1
VE_PCMSK1:
	.dw $ff06
	.db "PCMSK1"
	.dw VE_HEAD
	.set VE_HEAD=VE_PCMSK1
XT_PCMSK1:
	.dw PFA_DOVARIABLE
PFA_PCMSK1:
	.dw $6C

.endif

; ********
.if WANT_LINUART == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; LIN Baud Rate High Register
VE_LINBRRH:
	.dw $ff07
	.db "LINBRRH",0
	.dw VE_HEAD
	.set VE_HEAD=VE_LINBRRH
XT_LINBRRH:
	.dw PFA_DOVARIABLE
PFA_LINBRRH:
	.dw $c6
; ( -- addr ) System Constant
; R( -- )
; LIN Baud Rate Low Register
VE_LINBRRL:
	.dw $ff07
	.db "LINBRRL",0
	.dw VE_HEAD
	.set VE_HEAD=VE_LINBRRL
XT_LINBRRL:
	.dw PFA_DOVARIABLE
PFA_LINBRRL:
	.dw $c5
; ( -- addr ) System Constant
; R( -- )
; LIN Bit Timing Register
VE_LINBTR:
	.dw $ff06
	.db "LINBTR"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINBTR
XT_LINBTR:
	.dw PFA_DOVARIABLE
PFA_LINBTR:
	.dw $c4
; ( -- addr ) System Constant
; R( -- )
; LIN Control Register
VE_LINCR:
	.dw $ff05
	.db "LINCR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_LINCR
XT_LINCR:
	.dw PFA_DOVARIABLE
PFA_LINCR:
	.dw $c0
; ( -- addr ) System Constant
; R( -- )
; LIN Data Register
VE_LINDAT:
	.dw $ff06
	.db "LINDAT"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINDAT
XT_LINDAT:
	.dw PFA_DOVARIABLE
PFA_LINDAT:
	.dw $cA
; ( -- addr ) System Constant
; R( -- )
; LIN Data Length Register
VE_LINDLR:
	.dw $ff06
	.db "LINDLR"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINDLR
XT_LINDLR:
	.dw PFA_DOVARIABLE
PFA_LINDLR:
	.dw $c7
; ( -- addr ) System Constant
; R( -- )
; LIN Enable Interrupt Register
VE_LINENIR:
	.dw $ff07
	.db "LINENIR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_LINENIR
XT_LINENIR:
	.dw PFA_DOVARIABLE
PFA_LINENIR:
	.dw $c2
; ( -- addr ) System Constant
; R( -- )
; LIN Error Register
VE_LINERR:
	.dw $ff06
	.db "LINERR"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINERR
XT_LINERR:
	.dw PFA_DOVARIABLE
PFA_LINERR:
	.dw $c3
; ( -- addr ) System Constant
; R( -- )
; LIN Identifier Register
VE_LINIDR:
	.dw $ff06
	.db "LINIDR"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINIDR
XT_LINIDR:
	.dw PFA_DOVARIABLE
PFA_LINIDR:
	.dw $c8
; ( -- addr ) System Constant
; R( -- )
; LIN Data Buffer Selection Register
VE_LINSEL:
	.dw $ff06
	.db "LINSEL"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINSEL
XT_LINSEL:
	.dw PFA_DOVARIABLE
PFA_LINSEL:
	.dw $c9
; ( -- addr ) System Constant
; R( -- )
; LIN Status and Interrupt Register
VE_LINSIR:
	.dw $ff06
	.db "LINSIR"
	.dw VE_HEAD
	.set VE_HEAD=VE_LINSIR
XT_LINSIR:
	.dw PFA_DOVARIABLE
PFA_LINSIR:
	.dw $c1

.endif

; ********
.if WANT_PORTA == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Port A Data Direction Register
VE_DDRA:
	.dw $ff04
	.db "DDRA"
	.dw VE_HEAD
	.set VE_HEAD=VE_DDRA
XT_DDRA:
	.dw PFA_DOVARIABLE
PFA_DDRA:
	.dw $21
; ( -- addr ) System Constant
; R( -- )
; Port A Input Pins
VE_PINA:
	.dw $ff04
	.db "PINA"
	.dw VE_HEAD
	.set VE_HEAD=VE_PINA
XT_PINA:
	.dw PFA_DOVARIABLE
PFA_PINA:
	.dw $20
; ( -- addr ) System Constant
; R( -- )
; Port A Data Register
VE_PORTA:
	.dw $ff05
	.db "PORTA",0
	.dw VE_HEAD
	.set VE_HEAD=VE_PORTA
XT_PORTA:
	.dw PFA_DOVARIABLE
PFA_PORTA:
	.dw $22

.endif

; ********
.if WANT_PORTB == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Port B Data Direction Register
VE_DDRB:
	.dw $ff04
	.db "DDRB"
	.dw VE_HEAD
	.set VE_HEAD=VE_DDRB
XT_DDRB:
	.dw PFA_DOVARIABLE
PFA_DDRB:
	.dw $24
; ( -- addr ) System Constant
; R( -- )
; Port B Override
VE_PBOV:
	.dw $ff04
	.db "PBOV"
	.dw VE_HEAD
	.set VE_HEAD=VE_PBOV
XT_PBOV:
	.dw PFA_DOVARIABLE
PFA_PBOV:
	.dw $dc
; ( -- addr ) System Constant
; R( -- )
; Port B Input Pins
VE_PINB:
	.dw $ff04
	.db "PINB"
	.dw VE_HEAD
	.set VE_HEAD=VE_PINB
XT_PINB:
	.dw PFA_DOVARIABLE
PFA_PINB:
	.dw $23
; ( -- addr ) System Constant
; R( -- )
; Port B Data Register
VE_PORTB:
	.dw $ff05
	.db "PORTB",0
	.dw VE_HEAD
	.set VE_HEAD=VE_PORTB
XT_PORTB:
	.dw PFA_DOVARIABLE
PFA_PORTB:
	.dw $25

.endif

; ********
.if WANT_SPI == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; SPI Control Register
VE_SPCR:
	.dw $ff04
	.db "SPCR"
	.dw VE_HEAD
	.set VE_HEAD=VE_SPCR
XT_SPCR:
	.dw PFA_DOVARIABLE
PFA_SPCR:
	.dw $4c
; ( -- addr ) System Constant
; R( -- )
; SPI Data Register
VE_SPDR:
	.dw $ff04
	.db "SPDR"
	.dw VE_HEAD
	.set VE_HEAD=VE_SPDR
XT_SPDR:
	.dw PFA_DOVARIABLE
PFA_SPDR:
	.dw $4e
; ( -- addr ) System Constant
; R( -- )
; SPI Status Register
VE_SPSR:
	.dw $ff04
	.db "SPSR"
	.dw VE_HEAD
	.set VE_HEAD=VE_SPSR
XT_SPSR:
	.dw PFA_DOVARIABLE
PFA_SPSR:
	.dw $4d

.endif

; ********
.if WANT_TIMER_COUNTER_0 == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; General Timer/Counter Control Register
VE_GTCCR:
	.dw $ff05
	.db "GTCCR",0
	.dw VE_HEAD
	.set VE_HEAD=VE_GTCCR
XT_GTCCR:
	.dw PFA_DOVARIABLE
PFA_GTCCR:
	.dw $43
; ( -- addr ) System Constant
; R( -- )
; Output Compare Register 0A 
VE_OCR0A:
	.dw $ff05
	.db "OCR0A",0
	.dw VE_HEAD
	.set VE_HEAD=VE_OCR0A
XT_OCR0A:
	.dw PFA_DOVARIABLE
PFA_OCR0A:
	.dw $48
; ( -- addr ) System Constant
; R( -- )
; Output Compare Register B 
VE_OCR0B:
	.dw $ff05
	.db "OCR0B",0
	.dw VE_HEAD
	.set VE_HEAD=VE_OCR0B
XT_OCR0B:
	.dw PFA_DOVARIABLE
PFA_OCR0B:
	.dw $49
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter 0 Control Register A
VE_TCCR0A:
	.dw $ff06
	.db "TCCR0A"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCCR0A
XT_TCCR0A:
	.dw PFA_DOVARIABLE
PFA_TCCR0A:
	.dw $44
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter0 Control Register B
VE_TCCR0B:
	.dw $ff06
	.db "TCCR0B"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCCR0B
XT_TCCR0B:
	.dw PFA_DOVARIABLE
PFA_TCCR0B:
	.dw $45
; ( -- addr ) System Constant
; R( -- )
; Timer Counter 0 High Byte
VE_TCNT0H:
	.dw $ff06
	.db "TCNT0H"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCNT0H
XT_TCNT0H:
	.dw PFA_DOVARIABLE
PFA_TCNT0H:
	.dw $47
; ( -- addr ) System Constant
; R( -- )
; Timer Counter 0 Low Byte
VE_TCNT0L:
	.dw $ff06
	.db "TCNT0L"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCNT0L
XT_TCNT0L:
	.dw PFA_DOVARIABLE
PFA_TCNT0L:
	.dw $46
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter Interrupt Flag register
VE_TIFR0:
	.dw $ff05
	.db "TIFR0",0
	.dw VE_HEAD
	.set VE_HEAD=VE_TIFR0
XT_TIFR0:
	.dw PFA_DOVARIABLE
PFA_TIFR0:
	.dw $35
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter Interrupt Mask Register
VE_TIMSK0:
	.dw $ff06
	.db "TIMSK0"
	.dw VE_HEAD
	.set VE_HEAD=VE_TIMSK0
XT_TIMSK0:
	.dw PFA_DOVARIABLE
PFA_TIMSK0:
	.dw $6E

.endif

; ********
.if WANT_TIMER_COUNTER_1 == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Output Compare Register 1A 
VE_OCR1A:
	.dw $ff05
	.db "OCR1A",0
	.dw VE_HEAD
	.set VE_HEAD=VE_OCR1A
XT_OCR1A:
	.dw PFA_DOVARIABLE
PFA_OCR1A:
	.dw $88
; ( -- addr ) System Constant
; R( -- )
; Output Compare Register B 
VE_OCR1B:
	.dw $ff05
	.db "OCR1B",0
	.dw VE_HEAD
	.set VE_HEAD=VE_OCR1B
XT_OCR1B:
	.dw PFA_DOVARIABLE
PFA_OCR1B:
	.dw $89
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter 1 Control Register A
VE_TCCR1A:
	.dw $ff06
	.db "TCCR1A"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCCR1A
XT_TCCR1A:
	.dw PFA_DOVARIABLE
PFA_TCCR1A:
	.dw $80
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter1 Control Register B
VE_TCCR1B:
	.dw $ff06
	.db "TCCR1B"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCCR1B
XT_TCCR1B:
	.dw PFA_DOVARIABLE
PFA_TCCR1B:
	.dw $81
; ( -- addr ) System Constant
; R( -- )
; Timer Counter 1 High Byte
VE_TCNT1H:
	.dw $ff06
	.db "TCNT1H"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCNT1H
XT_TCNT1H:
	.dw PFA_DOVARIABLE
PFA_TCNT1H:
	.dw $85
; ( -- addr ) System Constant
; R( -- )
; Timer Counter 1 Low Byte
VE_TCNT1L:
	.dw $ff06
	.db "TCNT1L"
	.dw VE_HEAD
	.set VE_HEAD=VE_TCNT1L
XT_TCNT1L:
	.dw PFA_DOVARIABLE
PFA_TCNT1L:
	.dw $84
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter Interrupt Flag register
VE_TIFR1:
	.dw $ff05
	.db "TIFR1",0
	.dw VE_HEAD
	.set VE_HEAD=VE_TIFR1
XT_TIFR1:
	.dw PFA_DOVARIABLE
PFA_TIFR1:
	.dw $36
; ( -- addr ) System Constant
; R( -- )
; Timer/Counter Interrupt Mask Register
VE_TIMSK1:
	.dw $ff06
	.db "TIMSK1"
	.dw VE_HEAD
	.set VE_HEAD=VE_TIMSK1
XT_TIMSK1:
	.dw PFA_DOVARIABLE
PFA_TIMSK1:
	.dw $6F

.endif

; ********
.if WANT_WAKEUP_TIMER == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Wake-up Timer Control and Status Register
VE_WUTCSR:
	.dw $ff06
	.db "WUTCSR"
	.dw VE_HEAD
	.set VE_HEAD=VE_WUTCSR
XT_WUTCSR:
	.dw PFA_DOVARIABLE
PFA_WUTCSR:
	.dw $62

.endif

; ********
.if WANT_WATCHDOG == 1
; ********
; ( -- addr ) System Constant
; R( -- )
; Watchdog Timer Configuration Lock Register
VE_WDTCLR:
	.dw $ff06
	.db "WDTCLR"
	.dw VE_HEAD
	.set VE_HEAD=VE_WDTCLR
XT_WDTCLR:
	.dw PFA_DOVARIABLE
PFA_WDTCLR:
	.dw $63
; ( -- addr ) System Constant
; R( -- )
; Watchdog Timer Control Register
VE_WDTCSR:
	.dw $ff06
	.db "WDTCSR"
	.dw VE_HEAD
	.set VE_HEAD=VE_WDTCSR
XT_WDTCSR:
	.dw PFA_DOVARIABLE
PFA_WDTCSR:
	.dw $60

.endif