aboutsummaryrefslogtreecommitdiff
path: root/docs/j1/xilinx/Makefile
blob: 481513be773cf34bcbc1f0b5a3336f1eb3679064 (plain)
1
2
3
4
5
6
7
8
9
10
11
project = j1-papilioduo
vendor = xilinx
family = spartan3s
part = xc6slx9-2-tqg144
# part = xc3s200an-4ftg256
top_module = top
flashsize = 2048

vfiles = ../verilog/xilinx-top.v ../verilog/uart.v ../verilog/j1.v ../verilog/stack.v 

include xilinx.mk