aboutsummaryrefslogtreecommitdiff
path: root/docs/j1demo/synth/Makefile
blob: 4cec0ac613b4313aaba6593291ad9bd68bd593e3 (plain)
1
2
3
4
5
6
7
8
9
project = j1
vendor = xilinx
family = spartan3s
part = xc3s1000-4ft256
top_module = top

vfiles = ../verilog/top.v ../verilog/j1.v ../verilog/ck_div.v ../verilog/uart.v

include xilinx.mk